

Subject index for papers in Volume 46

Each index entry below is accompanied by an author's name and a page number; the author index contains the title of the paper and the names of coauthors, if any.

Subject	Author	Page
<i>Aluminum</i>		
Interconnect opportunities for gigascale integration	Meindl	245
<i>Arithmetic and logical unit design</i>		
POWER4 system microarchitecture	Tendler	5
<i>ASICs</i>		
Embedded DRAM design and architecture for the IBM 0.11- μ m ASIC offering	Barth	675
Issues and strategies for the physical design of system-on-a-chip ASICs	Bednar	661
The IBM ASIC/SoC methodology—A recipe for first-time success	Doerre	649
<i>Autonomic computing</i>		
Flexible configuration and concurrent upgrade for the IBM eServer z900	Probst	551
Hardware configuration framework for the IBM eServer z900	Bieswanger	537
Intelligent Resource Director	Rooney	567
RAS design for the IBM eServer z900	Alves	503
System control structure of the IBM eServer z900	Baitinger	523
The alternate support element, a high-availability service console for the IBM eServer z900	Valentine	559
<i>Built-in self-test (BIST)</i>		
Embedded DRAM design and architecture for the IBM 0.11- μ m ASIC offering	Barth	675
The circuit and physical design of the POWER4 microprocessor	Warnock	27
<i>Circuit and device technology</i>		
IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology	Curran	631

The circuit and physical design of the POWER4 microprocessor	Warnock	27
<i>Clocking</i>		
The circuit and physical design of the POWER4 microprocessor	Warnock	27
<i>CMOS</i>		
Beyond the conventional transistor	Wong	133
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187
CMOS design near the limit of scaling	Taur	213
CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wu	287
Effect of increasing chip density on the evolution of computer architectures	Nair	223
Maintaining the benefits of CMOS scaling when scaling bogs down	Nowak	169
New insights into carrier transport in n-MOSFETs	Lochtefeld	347
Power-constrained CMOS scaling limits	Frank	235
POWER4 system microarchitecture	Tendler	5
Process modeling for future technologies	Law	339
Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation	Agnello	317
Reliability limits for the gate insulator in CMOS technology	Stathis	265
SOI technology for the GHz era	Shahidi	121
The circuit and physical design of the POWER4 microprocessor	Warnock	27
Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
Why BiCMOS and SOI BiCMOS?	Ning	181
<i>Codes and coding</i>		
IBM eServer z900 system microcode verification by simulation: The virtual power-on process	Koerner	587
z/CECSIM: An efficient and comprehensive microcode simulator for the IBM eServer z900	von Buttler	607

<i>Computer architecture</i>			Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation		
Development and attributes of z/Architecture	Plambeck	367		Agnello	317
Flexible configuration and concurrent upgrade for the IBM eServer z900	Probst	551	<i>Fault tolerance</i>		
Hardware configuration framework for the IBM eServer z900	Bieswanger	537	Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology		
IBM eServer z900 I/O subsystem	Stigliani	421		Bossen	77
System control structure of the IBM eServer z900	Baitinger	523	<i>Films, metal</i>		
The microarchitecture of the IBM eServer z900 processor	Schwarz	381	Beyond the conventional transistor Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation		
<i>Computer organization and design</i>				Wong	133
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711		Agnello	317
POWER4 system microarchitecture	Tendler	5	<i>Films, oxide</i>		
<i>Computer system availability</i>			Beyond the conventional transistor Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation		
The alternate support element, a high-availability service console for the IBM eServer z900	Valentine	559		Wong	133
<i>Cooling</i>				Agnello	317
An advanced multichip module (MCM) for high-performance UNIX servers	Knickerbocker	779	<i>Finite element analysis</i>		
Design and analysis of a scheme to mitigate condensation on an assembly used to cool a processor module	Ellsworth	753	Design and analysis of a scheme to mitigate condensation on an assembly used to cool a processor module		
High-end server low-temperature cooling	Schmidt	739		Ellsworth	753
<i>Copper</i>			<i>I/O devices, systems, and technology</i>		
Interconnect opportunities for gigascale integration	Meindl	245	Coupling I/O channels for the IBM eServer z900: Reengineering required		
Reliability limits for the gate insulator in CMOS technology	Stathis	265		Gregg	461
<i>Damascene process</i>			FCP for the IBM eServer zSeries systems: Access to distributed storage		
Beyond the conventional transistor	Wong	133		Adlung	487
<i>Device design</i>			Hierarchical indexing data structure method for verifying the functionality of the STI-to-PCI bridge chips of the IBM eServer z900		
IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology	Curran	631		Silverio	617
<i>Dielectrics</i>			Hyper-acceleration and HW/SW co-verification as an essential part of IBM eServer z900 verification		
Beyond the conventional transistor CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wong	133		Kayser	597
Interconnect opportunities for gigascale integration	Wu	287		Stigliani	421
Maintaining the benefits of CMOS scaling when scaling bogs down	Meindl	245	Self-timed interface of the input/output subsystem of the IBM eServer z900		
Power-constrained CMOS scaling limits	Nowak	169		Hoke	447
SOI technology for the GHz era	Frank	235	zSeries features for optimized sockets-based messaging: HyperSockets and OSA-Express		
Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Shahidi	121		Baskey	475
<i>ESCON architecture</i>			<i>IBM eServer z900</i>		
IBM eServer z900 I/O subsystem	Stigliani	421	Coupling I/O channels for the IBM eServer z900: Reengineering required		
<i>Etching</i>				Gregg	461
Beyond the conventional transistor	Wong	133	Development and attributes of z/Architecture		
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187		Plambeck	367
			FCP for the IBM eServer zSeries systems: Access to distributed storage		
				Adlung	487
			First- and second-level packaging for the IBM eServer z900		
				Harrer	397
			Flexible configuration and concurrent upgrade for the IBM eServer z900		
				Probst	551
			Hardware configuration framework for the IBM eServer z900		
				Bieswanger	537

Hierarchical indexing data structure method for verifying the functionality of the STI-to-PCI bridge chips of the IBM eServer z900	Silverio	617	Reliability limits for the gate insulator in CMOS technology	Stathis	265
Hyper-acceleration and HW/SW co-verification as an essential part of IBM eServer z900 verification	Kayser	597	SOI technology for the GHz era	Shahidi	121
IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology	Curran	631	The circuit and physical design of the POWER4 microprocessor	Warnock	27
IBM eServer z900 I/O subsystem	Stigliani	421	Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
IBM eServer z900 system microcode verification by simulation: The virtual power-on process	Koerner	587			
Intelligent Resource Director	Rooney	567	<i>Integrated circuits</i>		
RAS design for the IBM eServer z900	Alves	503	New insights into carrier transport in n-MOSFETs	Lochtefeld	347
Self-timed interface of the input/output subsystem of the IBM eServer z900	Hoke	447	Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
System control structure of the IBM eServer z900	Baitinger	523	<i>Interconnection technology</i>		
The alternate support element, a high-availability service console for the IBM eServer z900	Valentine	559	An advanced multichip module (MCM) for high-performance UNIX servers	Knickerbocker	779
The microarchitecture of the IBM eServer z900 processor	Schwarz	381	First- and second-level packaging for the IBM eServer z900	Harrer	397
z/CECSIM: An efficient and comprehensive microcode simulator for the IBM eServer z900	von Buttlar	607	IBM eServer z900 I/O subsystem	Stigliani	421
zSeries features for optimized sockets-based messaging: HiperSockets and OSA-Express	Baskey	475	Interconnect opportunities for gigascale integration	Meindl	245
			Land grid array sockets for server applications	Corbin	763
<i>Insulators</i>			Reliability limits for the gate insulator in CMOS technology	Stathis	265
CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wu	287	<i>Interfaces</i>		
Interconnect opportunities for gigascale integration	Meindl	245	CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wu	287
Power-constrained CMOS scaling limits	Frank	235	Process modeling for future technologies	Law	339
Process modeling for future technologies	Law	339	Reliability limits for the gate insulator in CMOS technology	Stathis	265
Reliability limits for the gate insulator in CMOS technology	Stathis	265	Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
<i>Integrated circuit design</i>			<i>Logic</i>		
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187	Early analysis tools for system-on-a-chip design	Darringer	691
CMOS design near the limit of scaling	Taur	213	<i>Logic design and technology</i>		
CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wu	287	Beyond the conventional transistor CMOS design near the limit of scaling	Wong	133
Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology	Bossen	77	Early analysis tools for system-on-a-chip design	Taur	213
Infrastructure requirements for a large-scale, multi-site VLSI development project	Rodgers	87	Maintaining the benefits of CMOS scaling when scaling bogs down	Darringer	691
Maintaining the benefits of CMOS scaling when scaling bogs down	Nowak	169	SOI technology for the GHz era	Nowak	169
New insights into carrier transport in n-MOSFETs	Lochtefeld	347		Shahidi	121
Power-constrained CMOS scaling limits	Frank	235	<i>Management science</i>		
POWER4 system microarchitecture	Tendler	5	Infrastructure requirements for a large-scale, multi-site VLSI development project	Rodgers	87
			<i>Materials</i>		
			Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation	Agnello	317
			Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299

<i>Materials technology</i>				Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology			
Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation	Agnello	317		Bossen		77	
<i>Mathematics</i>				Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems			
Fast pseudorandom-number generators with modulus 2^k or $2^k - 1$ using fused multiply-add	Agarwal	97		Ludden		53	
<i>Mathematics (applied)</i>				IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology			
Fast pseudorandom-number generators with modulus 2^k or $2^k - 1$ using fused multiply-add	Agarwal	97		Curran		631	
<i>Mechanical analysis</i>				POWER4 system microarchitecture			
Interconnect opportunities for gigascale integration	Meindl	245		Tendler		5	
<i>Mechanical design</i>				SOI technology for the GHz era			
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711		Shahidi		121	
High-end server low-temperature cooling	Schmidt	739		The circuit and physical design of the POWER4 microprocessor			
Land grid array sockets for server applications	Corbin	763		Warnock		27	
<i>Memory (computer) design and technology</i>				<i>Models and modeling</i>			
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187		Hardware configuration framework for the IBM eServer z900			
Early analysis tools for system-on-a-chip design	Darringer	691		Process modeling for future technologies			
POWER4 system microarchitecture	Tendler	5		Bieswanger		537	
<i>Memory, cache</i>				<i>Multichip modules (MCMs)</i>			
Embedded DRAM design and architecture for the IBM 0.11- μ m ASIC offering	Barth	675		An advanced multichip module (MCM) for high-performance UNIX servers			
POWER4 system microarchitecture	Tendler	5		Knickerbocker		779	
<i>Memory, random-access</i>				Design and analysis of a scheme to mitigate condensation on an assembly used to cool a processor module			
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187		Ellsworth		753	
Embedded DRAM design and architecture for the IBM 0.11- μ m ASIC offering	Barth	675		First- and second-level packaging for the IBM eServer z900			
SOI technology for the GHz era	Shahidi	121		Harrer		397	
<i>Metallurgy</i>				High-end server low-temperature cooling			
Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187		Schmidt		739	
Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation	Agnello	317		<i>Multiprocessors</i>			
<i>Microelectronics</i>				Effect of increasing chip density on the evolution of computer architectures			
Hierarchical indexing data structure method for verifying the functionality of the STI-to-PCI bridge chips of the IBM eServer z900	Silverio	617		Nair		223	
The microarchitecture of the IBM eServer z900 processor	Schwarz	381		Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems			
<i>Microprocessor systems and applications</i>				Ludden		53	
Effect of increasing chip density on the evolution of computer architectures	Nair	223		Tendler		5	
				<i>Nanoscale structures and devices</i>			
				Beyond the conventional transistor			
				Power-constrained CMOS scaling limits			
				Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation			
				Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?			
				<i>Noise</i>			
				A power, packaging, and cooling overview of the IBM eServer z900			
				<i>Packaging</i>			
				A power, packaging, and cooling overview of the IBM eServer z900			
				An advanced multichip module (MCM) for high-performance UNIX servers			
				Design and analysis of a scheme to mitigate condensation on an assembly used to cool a processor module			
				First- and second-level packaging for the IBM eServer z900			
				High-end server low-temperature cooling			

Land grid array sockets for server applications	Corbin	763	<i>Silicon dioxide</i>		
POWER4 system microarchitecture	Tendler	5	Beyond the conventional transistor	Wong	133
<i>Parallel processing</i>			Maintaining the benefits of CMOS	Nowak	169
Coupling I/O channels for the IBM eServer z900: Reengineering required	Gregg	461	New insights into carrier transport in n-MOSFETs	Lochtefeld	347
Intelligent Resource Director	Rooney	567	Process modeling for future technologies	Law	339
<i>Performance analysis</i>			Process requirements for continued scaling of CMOS—the need and prospects for atomic-level manipulation	Agnello	317
Early analysis tools for system-on-a-chip design	Darringer	691	Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
<i>Photoresists</i>			<i>Silicon oxidation</i>		
Beyond the conventional transistor	Wong	133	New insights into carrier transport in n-MOSFETs	Lochtefeld	347
<i>Power supplies</i>			<i>Simulation</i>		
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711	Hyper-acceleration and HW/SW co-verification as an essential part of IBM eServer z900 verification	Kayser	597
<i>Process control and development</i>			IBM eServer z900 system microcode verification by simulation: The virtual power-on process	Koerner	587
Process modeling for future technologies	Law	339	z/CECSIM: An efficient and comprehensive microcode simulator for the IBM eServer z900	von Buttlar	607
<i>Reduced-instruction-set computers (RISC)</i>			<i>Storage (computer) devices and systems</i>		
Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology	Bossen	77	Effect of increasing chip density on the evolution of computer architectures	Nair	223
POWER4 system microarchitecture	Tendler	5	FCP for the IBM eServer zSeries systems: Access to distributed storage	Adlung	487
<i>Reliability</i>			<i>System-on-a-chip (SoC)</i>		
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711	Early analysis tools for system-on-a-chip design	Darringer	691
CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics	Wu	287	Embedded DRAM design and architecture for the IBM 0.11- μ m ASIC offering	Barth	675
RAS design for the IBM eServer z900	Alves	503	Issues and strategies for the physical design of system-on-a-chip ASICs	Bednar	661
Reliability limits for the gate insulator in CMOS technology	Stathis	265	The IBM ASIC/SoC methodology—A recipe for first-time success	Doerre	649
Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299	<i>Thermal conduction module (TCM)</i>		
<i>Servers</i>			POWER4 system microarchitecture	Tendler	5
A power, packaging, and cooling overview of the IBM eServer z900	Singh	711	<i>Transistors</i>		
Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technology	Bossen	77	Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187
Functional verification of the POWER4 microprocessor and POWER4 multiprocessor systems	Ludden	53	CMOS design near the limit of scaling	Taur	213
High-end server low-temperature cooling	Schmidt	739	New insights into carrier transport in n-MOSFETs	Lochtefeld	347
IBM eServer z900 I/O subsystem	Stigliani	421	Power-constrained CMOS scaling limits	Frank	235
POWER4 system microarchitecture	Tendler	5	Vertically scaled MOSFET gate stacks and junctions: How far are we likely to go?	Osburn	299
zSeries features for optimized sockets-based messaging: HiperSockets and OSA-Express	Baskey	475	Why BiCMOS and SOI BiCMOS?	Ning	181
<i>Silicides</i>			<i>Transistors, bipolar</i>		
New insights into carrier transport in n-MOSFETs	Lochtefeld	347	Why BiCMOS and SOI BiCMOS?	Ning	181
<i>Silicon</i>					
Beyond the conventional transistor	Wong	133			
Maintaining the benefits of CMOS scaling when scaling bogs down	Nowak	169			
New insights into carrier transport in n-MOSFETs	Lochtefeld	347			
Why BiCMOS and SOI BiCMOS?	Ning	181			

Tunneling

Power-constrained CMOS scaling limits	Frank	235
---------------------------------------	-------	-----

VLSI

Challenges and future directions for the scaling of dynamic random-access memory (DRAM)	Mandelman	187
CMOS design near the limit of scaling	Taur	213
Effect of increasing chip density on the evolution of computer architectures	Nair	223
Infrastructure requirements for a large-scale, multi-site VLSI development project	Rodgers	87
Maintaining the benefits of CMOS scaling when scaling bogs down	Nowak	169
SOI technology for the GHz era	Shahidi	121
Why BiCMOS and SOI BiCMOS?	Ning	181